

Amendments to the Claims

1. (previously presented) A method for accessing a memory to protect a memory section from being accessed or changed incorrectly when accessing the memory comprising:
 - 5 generating a first logic address data;
 - 10 selectively outputting the first logic address data or a second logic address data as a physical address data by using an address translator according to a control signal;
 - 15 accessing the memory according to the physical address data; and
 - 20 turning on the address translator utilizing the control signal so that the second logic address data is outputted as the physical address data when it is required to protect the memory section from being accessed;
 - 25 wherein the second logic address data is a result obtained after operating on the first logic address data.
2. (previously presented) The method of claim 1 further comprising operating on the first logic address data by using the address translator according to a setup value in order to generate the second logic address data.
3. (original) The method of claim 2 wherein the setup value is a value representing a characteristic of the memory section.
- 30 4. (original) The method of claim 2 wherein the setup value is stored in a register.

5. (previously presented) The method of claim 2 wherein the address translator further comprises an operating unit, and the method further comprises operating on the first logic address data by using the operating unit according to the setup value to generate the second logic address data.
10. 6. (previously presented) The method of claim 2 wherein the address translator further comprises a multiplexer, and the method further comprises multiplexing the first logic address data and the second logic address data by using the multiplexer to selectively output the first logic address data or the second logic address data.
15. 7. (previously presented) A microprocessor system for accessing a memory comprising:
 - a microprocessor for providing a first logic address data;
 - a memory comprising a first memory section and a second memory section; and
 - 20. an address translator coupled between the microprocessor and the memory to selectively output the first logic address data or a second logic address data as a physical address data according to a control signal;
 - 25. wherein the microprocessor is further for turning on the address translator utilizing the control signal so that the second logic address data is outputted as the physical address data when it is required to protect the first memory section from being accessed; and
 - 30. the second logic address data is a result obtained after operating on the first logic address data and the microprocessor accesses data of the first memory section or the second memory section according to the physical address data.

8. (previously presented) The microprocessor system of claim 7 wherein the memory is a non-volatile memory.
9. (previously presented) The microprocessor system of claim 7
5 wherein the address translator operates the first logic address data according to a setup value to generate the second logic address data.
10. (previously presented) The microprocessor system of claim 9
10 wherein the setup value is a value representing a characteristic of the first memory section.
11. (previously presented) The microprocessor system of claim 9
15 wherein the address translator further comprises an operating unit to operate on the first logic address data according to the setup value in order to generate the second logic address data.
12. (previously presented) The microprocessor system of claim 9
20 wherein the address translator further comprises a register for storing the setup value.
13. (previously presented) The microprocessor system of claim 7
25 wherein the address translator further comprises a multiplexer for multiplexing the first logic address data and the second logic address data in order to selectively output the first logic address data or the second logic address data.
14. (previously presented) The method of claim 5, wherein the operating unit of the address translator is an adder.
- 30 15. (previously presented) The method of claim 1, wherein the memory section comprises boot code for a microprocessor, the microprocessor for generating the first logic address data.

16. (previously presented) The method of claim 15, further comprising:

5 turning off the address translator utilizing the control signal so that the first logic address data is outputted as the physical address data when power is turned on or restored to the microprocessor to thereby allow access to the boot code; and

10 when the microprocessor has successfully booted the system according to the boot code, turning on the address translator utilizing the control signal so that the second logic address data is outputted as the physical address data to thereby protect the boot code from being accessed.

15 17. (previously presented) The method of claim 15, further comprising turning off the address translator utilizing the control signal so that the first logic address data is outputted as the physical address data when it is required to erase or update the boot code to thereby allow access to the boot code in the memory section by the 20 microprocessor.

18. (previously presented) The microprocessor system of claim 11, wherein the operating unit of the address translator is an adder.

25 19. (previously presented) The microprocessor system of claim 7, wherein the first memory section comprises boot code for the microprocessor.

30 20. (previously presented) The microprocessor system of claim 19, wherein the microprocessor is further for turning off the address translator utilizing the control signal so that the first logic address data is outputted as the physical address data when power is turned

on or restored to the microprocessor to thereby allow access to the boot code; and when the microprocessor has successfully booted the system according to the boot code, for turning on the address translator utilizing the control signal so that the second logic address data is outputted as the physical address data to thereby protect the boot code from being accessed.

5 21. (previously presented) The microprocessor system of claim 19, wherein the microprocessor is further for turning off the address 10 translator utilizing the control signal so that the first logic address data is outputted as the physical address data when it is required to erase or update the boot code to thereby allow access to the boot code in the first memory section by the microprocessor.

15 22. (new) A method for protecting a memory section from being accessed, the method comprising:

generating a first logic address data;
20 selectively outputting the first logic address data or a second logic address data as a physical address data by utilizing an address translator according to a control signal;

25 protecting the memory section from being accessed by outputting the second logic address data as the physical address data from the address translator when it is required to protect the memory section from being accessed; and

accessing the memory according to the physical address data;
30 wherein the second logic address data is a result obtained after operating on the first logic address data.